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In support of the p l a n e t q  radar upgrade new hardware has been designed to increase 
resolution and take advantage of new technology. Inclirded in this article is a description 
of the Polynomial Driven Time Base and PN Gen?rn. v which is used for range gate cod- 
hg in the p h e t a t y  radar system. 
I. Introduction 
Digital data acquisition systems designed to receive data 
from artificial satellites and planetary objects encountzr effects 
caused by the relative motion of these objects. The effects 
manifest themselves as a Doppler shift in the carrier frequency 
and a slight stretching or compressing of the information sig- 
nal. The Doppler f:equency shift is usually removed by hetero- 
dyning the incoming signal with a programmed local oscillator 
that removes the Doppler shift to the extent that it can be 
computed in advance of the observation. In many experiments. 
it is also desirable or essential to remove the effects of the time 
compression or expansion so that the signal samples remain in 
phase with the information baud rate. In the case of radar or 
pulsar astronomy. it is essential to perform this operation, 
since the non-deterministic signals are averaged Jver extended 
periods of time to  reveal the statistical details of the signal. 
This article discusses the design and details of the operation of 
a new polynomial driven time base generator and PN gen- 
erator. The PN generator is used in radar applications to form 
the original signal that is transmitted and to decode the 
received reflected signal. This particular design provides a 
timing precision of 20 ns over a period of one second. The 
time base system is designed to be updated at one second 
intervals from data computed from Chebyshev polynomials. 
During a given second, the time base is drifted linearly. Fig- 
ure 1 is a block diagram of the planetary radar acquisition 
system that is currently being implemented. It shows how the 
Polynomial Driven Time Base and PN Generator fits into the 
system. 
The Polynomial Driven Time Base and PN Generator 
(PDPG) is controlled by a VAX 11/780 computer via a Unibus 
DRI 1C interface. The PN generator runs a! a 10 MHz chip rate 
derived from a 50 MHz clock and synchronized from a preci- 
sion 1 second pulse (IPPS). PN coding is used as a form of 
pulse compression to give the best signal to noise ratio possible 
for planetary radar experiments. 
Figure 2 is the block diagram of the Polynomial Driven 
Time Base and PN Generator. The PDPG consists of the 
following; a computer interface (via DEC DRl lC  Unibus 
interface). a precision programmed baud rate generator. a shift 
register with feedback, and a word detector with precision 
counter. The PDPG’s primary function will be as the Radar 
Coder The PN codes that were chosen are maximai length 
codes that yield an optimum correlation function with mini- 
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mum side lobes and give the lowest signal to clutter ratio. The 
coding allows precision range determination modulo for the 
duration of the code. 
II. Computer lntertace 
The main interface to the VAX 11/780 computer for the 
Radar CGden is a Unibus DRl lC  (Ref. 1). The DRl lC  re- 
quires three address locations for operation on the Unibus. 
Address XXXO is DRCSR (DRl IC Control and Status Regis- 
ter). The second address location can be used as a read/write 
port and is being used for write only. The third address loca- 
tion is for read only and is being used for the purpose of read- 
ing back the coder internal registers. 
Figures 3 and 4 are the formats and functions of the Coder 
Internal Control and Status Register (ICSR) and fbnctional 
hold registers. The D R l l C  CSR bits CSR: and CSRO are 
used to  control the mode of operation in read/write to 
DRl lC  addresses. With .>th CSRl and CSRO equal to zero, 
addresses 2 and 3 write or read from the ICSR in the coder. 
With CSRl = 0 and CSRO = 1. addresses 2 and 3 write and 
read from the registers pointed to by the ICSR. The register 
pointer within the ICSR can be set to  auto increment on read 
or write. 
The ICSR IS common to  all four coders. When writing or 
reading, all four coder ICSR registers respond. The interrup! 
mask bits 9, 10. 11, 12 are unique to each coder and use open 
collector output drivers to eliminate interference. The “Clear 
Interrupt” is decoded to  clear only the interrupt pointed to  bl  
the coder select bits 6, 7. Interrupt A (INTA) on the DRl 1C ,s 
used by Request A (REQA) from the Coders. Because an intzr- 
rupt could occur prior to enabling the interrupts, all interwpii 
should be cleared initially before enabling the interrdpts on 
the DRl IC interface (INT ENB A). The Word Counter is dis. 
abled after an interrupt and will not run until the next IPF’S. 
The interrupt should be cleared before the next lPPS time. 
As can be seen in Fig. 4, the coder has a number of internal 
registers for controlling the baud rate generator, settiiig the 
maximal !eugth PN code 2nd cantrolling the word detect. The 
Word Counter keeps the time deky in clock pulses from the 
one second pulse until word detect. The word counter output 
is read on regsters 6 and 7 which are read only types. 
111. Precision Programmed Baud 
Rate Generator 
The Baud Rate Generato; is used to set precisely the shift 
rate (chip rdte) of the PN code generator which follows. At the 
heart of this generator is a divide by 4, 5 ,  6 counter which 
generates a normal 10 MHz clock, plus or minus one clock per 
generator rate. The he-Range (PRN) and Pre-Range Comple- 
ment (PRNC) registers hold values which, in conjunction with 
dn adder and feedback register, act as a Number Controlled 
Oscillator that controls the number of deletions or additions 
per second of pulses obtained by the divide 4,5,6 counter. By 
picking the correct values for PRN and PRNC, a precise num- 
ber of clocks can be generated during a one second interval. 
This slewed clock is used for tracking time shiftsin the returned 
signal caused by the relative motion between the object and 
the earth observer. The PRN register holds the value of the 
increment and the PRNC register holds the 2’s complement of 
the increment plus the clock frequency. The Ncmber Controlled 
Oscillator works by initially loading the PRNC value at the 
IPPS time and adding the PRNC to  zero which is contained in 
the feedback register. At the first clock after the lPPS time, 
the PRN value is presented to  the adder and the value in the 
adder is loaded into the feedback register. From this point on, 
PRN plus the last value in the feedback register is continuously 
added with each clock pulse until A is greater than B in the 
comparator. The B s:de of the comparator is set with switches 
to avalue equal to the clock frequency, i.e. 10 million. At that 
point PRNC is again presented to  the adder and the cycle 
repeats continuously until the lPPS time. At the lPPS time 
the feedback register is again zeroed and a new value from 
PRNC and PRN is loaded. 
The Word Counter is read to determine the phase of the PN 
Code Generator. A new valc; for PRN and PRNC can then be 
calculated and loaded at the next lPPS time to correct !he 
phase. 
The divide by N and divide by M counters set the b3ud rate 
for the PN Generator. The SMPL signal is u e d  by the Demodu- 
lators for over-sampling the incoming signals. The output of 
the divide by M counter is the shift clock to the PN generator. 
The values of N and M are program-selectabie with the SPL 
and SPLB register. 
IV. Pseudorandom Code Generator 
The PN gtnerator consists of a feedback shift register, a 
word comparator. and a phase counter. The basic PN generator 
is made from the shift register and parity feedback network. 
The feedback taps are selected by Programmable Read-only 
Memory (PROM). Maximal length codes up to length 224 can 
be selected by addressing the PROMS. 
The word detector and coufiter Lre used to  determine the 
precise time elapsed from the detection ofan all I’sstate within 
the coder following the lPPS signal. The word length PROM 
stores the all 1’s state and the shifted sequence just prior to 
the all 1’s for a maximal length code. Since the radar echoes 
are returning from planetary distances (i.e., Venus, Mars, etc.) 
with round trip light times of 8 minutes or more, it is impor- 
tant t o  know which echo is being received at any instant in 
time. Without precise timing, range information contained in 
the returned signal could not be extracted. The word counter 
holds the number of 50 MHz clocks which occurred between 
the I P S  and the word detect. The word detect stops the 
counter and generates an interrupt so the value can be read by 
the computer. 
V. Conclusion 
The PDPG operates with two input clocks 10 MHz and 
50 MHz and a IPPS input signal. all coherent. Additionally 
it is programmable via a Unibus DRl lC interface from a 
VAX 11/780 computer. The PDPG can operate with maximal 
length PN codes of 2 through Z24. The time phase can be 
tracked to plus or minus 20 ns over the er.tire code length. 
Four PDPC mcdules are being built for the planetary radar 
system &pgradt. 
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Fig. 1. High resolution radar system 
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ORIGINAL PAGE IS 
OF POOR QUALITY 
: Interrupt Mask:  * : CODER : * * : WORD : 
: :SELECT ; : , : POINTER ; 
: C 1 ear I :-Increment 
I 
1 I 
8 * I 
I 
Interrupt: on read 
:-Increment 
on write 
CODER SELECT 
00 = Coder 1 
01 = Coder 2 
10 = Coder 3 
11 = Coder 4 
------------ WORD POINTER 
000 = PRN 0-15 
001 = PRN 16-23 
010 = PRNC 0-15 
0 1 1  = PRNC 16-23 
100 = SPL 0-11 and SPB 0-3 
101 = PROM 0-4 and Control 
110 = Read WS 0-15 
1 1 1  = Read WS 16-31 
_-__----_--------------- 
NOTE : 
DRllC Mode Control Bits 
CSRl CSRO 
0 0 = Read/Write ICSR 
0 1 = Read/Write Function Registers pointed to in 
- 0 = Reserved f o r  future use 
1 1 = Reserved f o r  future use 
the Coder Select and Word Pointer 
1 
Fig. 3. Coder Internel Control and Status Register (ICSR) 
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